The concept of carrier pocket engineering is applied to strained Si/Ge superlattices to obtain a large thermoelectric figure of merit ZT. In this system, the effect of the lattice strain at the Si/Ge interfaces provides another degree of freedom to control the conduction band structure of the superlattice. We explore various geometries and structures to optimize ZT for the whole three-dimensional superlattice. The resultant ZT, calculated for a symmetrized Si͑20 Å͒/Ge͑20 Å͒ superlattice grown on a ͑111͒ oriented Si 0.5 Ge 0.5 substrate, is 0.96 at 300 K and is shown to increase significantly at elevated temperatures. Such a superlattice can be grown using molecular beam epitaxy. © 1999 American Institute of Physics. ͓S0003-6951͑99͒04042-5͔
The use of low-dimensional structures, as realized in the form of two-dimensional ͑2D͒ quantum wells [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] and onedimensional ͑1D͒ quantum wires, [14] [15] [16] [17] [18] has been shown to provide a promising strategy for designing materials with a large thermoelectric figure of merit ZT. The original proposal that a large enhancement in ZT should be possible in reduced dimensionalities used a simple model for isolated systems. 1, 14 Although this is a reasonable model for quantum wire arrays embedded in a porous almina template [16] [17] [18] and multiple quantum wells ͑MQWs͒ with very thick and/or infinitely high ͑potential͒ barriers, [3] [4] [5] [6] revision of the model is needed to describe the thermoelectric properties of other quasi-two-dimensional systems, such as MQWs with finite barrier heights and thicknesses, including the effect of tunneling of the carriers through the barrier layers and of parasitic thermal conduction in the barrier layers. [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] It is these latter systems that are currently of interest for actual thermoelectric applications.
Recently, the thermoelectric properties of short period GaAs/AlAs superlattices ͑SLs͒ have been calculated, first considering only the coupling of the ⌫ point valley between the well and the barrier layers, and then also considering the contributions from the X and L valleys in the Brillouin zone ͑BZ͒. 12 It was shown that ZT for the whole SL, including the contributions from the X and L valleys, could be about 50 times higher than that for the corresponding bulk GaAs, if the geometry and structure of the SLs are carefully engineered so that both GaAs and AlAs layers can contribute to the thermoelectric transport. We refer to such a design process as ''carrier pocket engineering. '' 12 In the present letter, it is shown that the concept of carrier pocket engineering yields even better results for the Si/Ge SL. The reasons to study the thermoelectric properties of Si/Ge SLs include: ͑1͒ Si and Ge have a large number of conduction band valleys ͑six and four at the ⌬ and L points in the BZ, respectively͒, ͑2͒ the SiGe alloy is already a good thermoelectric material, ͑3͒ the reduction of the lattice thermal conductivity ph due to interface scattering of phonons has been studied extensively, 19 and ͑4͒ the effect of lattice strain due to lattice mismatch at the Si/Ge interfaces 20, 21 provides additional control over the conduction band structure of the SL as discussed below. The general scheme of our theoretical modeling has been described elsewhere. 12 Briefly, the density of electronic states ͑DOS͒ is calculated for various high symmetry valleys in the BZ ͑L and ⌬ points in the present work͒ using the Krönig-Penney model 22 and the band parameters listed in Table I . Using this DOS and the constant relaxation time approximation, various thermoelectric transport coefficients are then calculated. In this letter, we first discuss the effect of uniaxial strain on the energy of the ⌬ and L point valleys in Si and Ge, and then how to incorporate this effect in our model.
While uniaxial strain along the ͑001͒ direction, as is realized in the ͑001͒ oriented Si/Ge superlattices, has no effect on the position of the L-point valley extrema, it leads to a splitting of the conduction band minima at the ⌬ point in the BZ ͑called the ⌬ valleys͒ that are degenerate in the absence of strain. 21 The magnitudes of these splittings are given by
and ⌬E c 100,010
, where the superscripts to ⌬E c denote the alignment direction for the pertinent valley, ⌶ u ⌬ is the strain deformation potential for the ⌬ valley ͑likewise, the notation ⌶ u L is used to denote the L valley͒, and ⑀ Ќ (⑀ ʈ ) is the component for the lattice strain tensor perpendicular ͑parallel͒ to the interface. Similarly, under uniaxial strain along the ͑111͒ direction, as is realized in ͑111͒ oriented Si/Ge superlattices, the energy of the ⌬ point valleys is not affected, while the energy of the L-point valleys splits according to ⌬E c
. 21 The values for ⑀ Ќ and ⑀ ʈ are calculated assuming that the lateral lattice constant ͑ ʈ to the interfaces͒ for the strained layer is equal to that of the substrate, where a linear interpolation scheme is utilized to determine the lattice constant of the SiGe alloy.
Shown in Fig. 1͑a͒ is the effect of the uniaxial lattice strain on the position of the ⌬ valley minima calculated for the ͑001͒ oriented Si/Ge superlattices grown on ͑001͒ Si 0.5 Ge 0.5 and on ͑001͒ Si substrates. When the SL is grown on a ͑001͒ Si 0.5 Ge 0.5 substrate, the Si and Ge layers experience tensile and compressive stresses, respectively. Therefore, the energy for the Ge ͑Si͒ ⌬ 001 valley is shifted upward ͑downward͒ and the Ge ͑Si͒ ⌬ 100,010 valley is shifted downward ͑upward͒, which makes the effective barrier height larger ͑smaller͒ for the quantum well derived from the ⌬ 001 (⌬ 100,010
) valley. Here, the superscript on ⌬ denotes the orientation along which the pertinent valley is aligned. The resulting DOS for electrons, shown in Fig. 2͑a͒ , is calculated for a ͑001͒ oriented Si͑20 Å͒/Ge͑20 Å͒ SL grown on a ͑001͒ Si 0.5 Ge 0.5 substrate, where the thicknesses for the Si and Ge layers ͑20 Å͒ are chosen so that the resulting ZT is maximized. It is noted that the quantum wells for the ⌬ and L valleys are formed in the Si and Ge layers, respectively. Therefore, there is a possibility for realization of the carrier pocket engineering concept for the ͑001͒ Si/Ge superlattice. However, for this particular case, L-point carriers make a negligible contribution to the transport, because the energy for the L-point subband edge is very high (ϳ200 mV) relative to the ⌬ 100,010 subband edge. The resultant ZT calculated with this superlattice structure is Z 3D T 0.24 at 300 K, which is rather small, although much larger than the corresponding ZT for bulk Si ͑ZTϭ0.014 at 300 K͒.
We propose the following two approaches that can be used to increase ZT even further for the Si/Ge SLs. The first method is to grow the SL on a ͑001͒ Si substrate so that the effective barrier height for the quantum wells derived from the ⌬ 001 valley will be larger due to the compressive stress on the Ge layer ͓see the right hand diagram in Fig. 1͑a͔͒ . Under these circumstances, the ⌬ 001 (⌬ 100,010
) valley in the Ge layer is shifted to higher ͑lower͒ energy because of the uniaxial strain along the ͑001͒ direction, while the Si ⌬ valleys remain degenerate, since the Si layer is unstrained. The calculation of the DOS for a Si͑20 Å͒/Ge͑20 Å͒ SL grown on a ͑001͒ Si substrate shows that the subband levels associated with the ⌬ 001 valley and the ⌬ 100,010 valleys, respectively, valleys ͑denoted by L (l) and L (o) , respectively͒ are shown by the black solid and the gray dash-dotted lines in ͑a͒ and ͑b͒, respectively. The left, middle, and right diagrams denote the band offsets for the unstrained layers, for a superlattice grown on a Si 0.5 Ge 0.5 substrate, and for a superlattice grown on a Si substrate, respectively. The band offsets at L and ⌬ are also shown by the black dashed lines in the left diagrams of ͑a͒ and ͑b͒, respectively, for comparison.
FIG. 2. Calculated density of electronic states for ͑a͒ the symmetrized ͑001͒
oriented Si͑20 Å͒/Ge͑20 Å͒ superlattice and ͑b͒ the symmetrized ͑111͒ oriented Si͑15 Å͒/Ge͑20 Å͒ superlattice as a function of energy relative to the ⌬ point of the unstrained bulk Si. The valleys from which the pertinent subband is derived are indicated using the same notation as in Fig. 1 . The calculated ZTs as a function of carrier concentration are shown in the insets.
stay very close to each other in energy, because the large effective mass along the ͑001͒ direction ͑confinement direction͒ for the ⌬ 001 valley is compensated by the large barrier height of the quantum wells. The resulting ZT calculated for this SL is 0.78 at 300 K, which represents more than a factor of three enhancement relative to the corresponding ZT for the SL grown on a ͑001͒ Si 0.5 Ge 0.5 substrate. One drawback for this SL design is that the SL is not symmetrized, i.e., the lattice constant for the completely relaxed Si͑20 Å͒/Ge͑20 Å͒ SL is different from that for the substrate ͑Si in this case͒. Thus, the Si͑20 Å͒/Ge͑20 Å͒ SL can be grown on ͑001͒ Si only up to a certain critical thickness before a large number of crystalline defects and dislocations are introduced.
The second method proposed to increase Z 3D T for the Si/Ge SL is to grow the SL in the ͑111͒ direction ͓see the middle diagram in Fig. 1͑b͔͒ . For a SL grown in this direction, the subbands derived from the ⌬ valleys of Si and Ge remain degenerate due to symmetry. The resulting ZT for the ͑111͒ oriented Si͑15 Å͒/Ge͑20 Å͒ SL grown on ͑111͒ Si 0.5 Ge 0.5 is calculated to be 0.98 at 300 K ͓see Fig. 2͑b͔͒ , which is a factor of four enhancement relative to the ZT calculated for the ͑001͒ oriented Si͑20 Å͒/Ge͑20 Å͒ SL grown on ͑001͒ Si 0.5 Ge 0.5 . Even a larger ZT is expected if the superlattice is designed such that the subbands derived from the ⌬ valley and the L 1 1 1,111,11 1 valleys stay very close to each other in energy. This situation is conceptually realized by growing a Si͑15 Å͒/Ge͑40 Å͒ SL on ͑111͒ oriented Si ͓see the right hand diagram in Fig. 1͑b͔͒ . Since the Ge layers in this SL are compressively strained while the Si layer is unstrained, only the Ge L-point valleys are split into a L 111 valley ͑higher in energy͒ and L 1 1 1,111,11 1 valleys ͑lower in energy͒. The resulting ZT calculated for this structure is 1.25, which is a factor of five enhancement relative to the ZT for the Si͑20 Å͒/Ge͑20 Å͒ SL grown on ͑001͒ Si 0.5 Ge 0.5 . It should be noted that the growth of such a nonsymmetrized SL is not yet possible with current MBE technology, and awaits future developments in material science.
It is of practical interest to see how ZT increases as the temperature is increased. Shown in Fig. 3 is the calculated ZT as a function of temperature for the symmetrized ͑001͒ oriented Si͑20 Å͒/Ge͑20 Å͒ SL grown on ͑001͒ Si 0.5 Ge 0.5 as well as the symmetrized ͑111͒ oriented Si͑20 Å͒/Ge͑20 Å͒ SL grown on ͑111͒ Si 0.5 Ge 0.5 . The calculation was made assuming a T Ϫ dependence for / ph with ϭ1.5 ͑acoustic phonon scattering͒ and ϭ1 ͑empirical value for doped Si͒, 23 where is the electron mobility and ph is assumed to be independent of T. In Fig. 3 , we find that ZT increases significantly as the temperature is increased for the symmetrized ͑111͒ oriented Si͑20 Å͒/Ge͑20 Å͒ superlattice, so that ZTӍ1.5 is expected at ϳ600 K for such a superlattice.
In summary, the concept of carrier pocket engineering is applied to strained Si/Ge superlattices to design materials with an enhanced ZT. The effect of the lattice strain at the Si/Ge interfaces is shown to be utilized as an additional tool to control the conduction band structure of the superlattice. The ZT calculated for the symmetrized ͑111͒ oriented Si͑20 Å͒/Ge͑20 Å͒ superlattice is 0.96 at 300 K and is shown to increase significantly at elevated temperatures. FIG. 3 . Calculated values for ZT at the optimum doping conditions for the symmetrized ͑001͒ and ͑111͒ oriented Si͑20 Å͒/Ge͑20 Å͒ superlattices ͑de-noted by the dashed and solid curves, respectively͒. The T dependence of / ph is taken to be T Ϫ1.5 ͑gray curves͒ and T Ϫ1 ͑black curves͒.
